募捐 9月15日2024 – 10月1日2024
关于筹款
书籍搜索
书
募捐:
22.3% 达到
登录
登录
访问更多功能
个人推荐
Telegram自动程序
下载历史
发送到电子邮件或 Kindle
管理书单
保存到收藏夹
个人的
书籍请求
探索
Z-Recommend
书单
最受欢迎
种类
贡献
捐款
上载
Litera Library
捐赠纸质书籍
添加纸质书籍
Search paper books
创建 LITERA Point
搜索关键词
Main
搜索关键词
search
1
Guide to Computer Processor Architecture. A RISC-V Approach, with High-Level Synthesis
Springer
Bernard Goossens
listing
function
instruction
memory
processor
d_i
fpga
pipeline
shown
fetch
hls
bit_t
execute
define
vivado
core
riscv
cycle
tests
folder
output
endif
array
board
harts
decode
input
cycles
vitis
vitis_hls
void
rv32i_npp_ip
nbi
simulation
data_ram
issue
shows
elf
gdb
hex
iteration
defined
axi
bits
mibench
step
code_ram
synthesis
opcode
path
年:
2023
语言:
english
文件:
PDF, 14.71 MB
您的标签:
0
/
5.0
english, 2023
2
Guide to Computer Processor Architecture: A RISC-V Approach, with High-Level Synthesis
Springer
Bernard Goossens
listing
function
instruction
memory
processor
d_i
fpga
pipeline
shown
fetch
hls
bit_t
execute
define
vivado
core
riscv
cycle
tests
folder
output
endif
array
board
harts
decode
input
cycles
vitis
vitis_hls
void
rv32i_npp_ip
nbi
simulation
data_ram
issue
shows
elf
gdb
hex
iteration
defined
axi
bits
mibench
step
code_ram
synthesis
opcode
path
年:
2023
语言:
english
文件:
PDF, 14.71 MB
您的标签:
0
/
5.0
english, 2023
3
Guide to Computer Processor Architecture: A Risc-v Approach, With High-level Synthesis
Springer
Bernard Goossens
listing
function
instruction
memory
processor
d_i
fpga
pipeline
shown
fetch
hls
bit_t
execute
define
vivado
core
riscv
cycle
tests
folder
output
endif
array
board
harts
decode
input
cycles
vitis
vitis_hls
void
rv32i_npp_ip
nbi
simulation
data_ram
issue
shows
elf
gdb
hex
iteration
defined
axi
bits
mibench
step
code_ram
synthesis
opcode
path
年:
2023
语言:
english
文件:
PDF, 14.71 MB
您的标签:
0
/
5.0
english, 2023
1
按照
此链接
或在 Telegram 上找到“@BotFather”机器人
2
发送 /newbot 命令
3
为您的聊天机器人指定一个名称
4
为机器人选择一个用户名
5
从 BotFather 复制完整的最后一条消息并将其粘贴到此处
×
×